Vertical tapered solenoidal inductor with zero spacing
10.1109/MWSYM.2006.249683
Saved in:
Main Authors: | Kang, K., Shi, J., Li, L.-W., Rustagi, S.C., Mouthaan, K., Yin, W.-Y., Zouhdi, S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/72155 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
DESIGN, SIMULATION AND OPTIMIZATION OF HIGH Q RF SPIRAL INDUCTORS ON SILICON CHIPS
by: LIN SHIWEI
Published: (2019) -
Modeling and characterization of on-chip interconnects, inductors and transformers
by: KANG KAI
Published: (2010) -
Experimental characterization of the effect of metal dummy fills on spiral inductors
by: Nan, L., et al.
Published: (2014) -
A novel equivalent circuit model for two-layered spiral inductor with eddy-current effect in the substrate
by: Ooi, B.-L., et al.
Published: (2014) -
An improved equivalent circuit model for predicting the transmission characteristics of spiral inductors on GaAs substrates
by: Pan, S.J., et al.
Published: (2014)