Verifying stateful timed CSP using implicit clocks and zone abstraction
In this work, we study model checking of compositional real-time systems. A system is modeled using mutable data variables as well as a compositional timed process. Instead of explicitly manipulating clock variables, a number of compositional timed behavioral patterns are used to capture quantitativ...
Saved in:
Main Authors: | SUN, Jun, LIU, Yang, DONG, Jin Song, ZHANG, Xian |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2009
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/5042 https://ink.library.smu.edu.sg/context/sis_research/article/6045/viewcontent/verifying.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
Similar Items
-
An analytical and experimental comparison of CSP extensions and tools
by: SHI, Ling, et al.
Published: (2012) -
Verifying stateful timed CSP using implicit clocks and zone abstraction
by: Sun, J., et al.
Published: (2013) -
Improving model checking stateful timed CSP with non-zenoness through clock-symmetry reduction
by: SI, Yuanjie, et al.
Published: (2013) -
Automatic generation of provably correct embedded systems
by: LIN, Shang-Wei, et al.
Published: (2012) -
Verification of orchestration systems using compositional partial order reduction
by: TAN, Tian Huat, et al.
Published: (2011)