TRANSACTION LEVEL MODELING FOR EARLY VERIFICATION ON HARDWARE EMBEDDED SYSTEM DESIGN
Abstract—Time-to-market pressure and productivity gap are two factors that encourage the Electronic Design Automation (EDA) industry vendor and researcher of embedded system to enhanche embedded system design method. Current embedded system design approach, Register Transfer Level (RTL), is not s...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Dissertations |
| 語言: | Indonesia |
| 在線閱讀: | https://digilib.itb.ac.id/gdl/view/16340 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| 機構: | Institut Teknologi Bandung |
| 語言: | Indonesia |