TRANSACTION LEVEL MODELING FOR EARLY VERIFICATION ON HARDWARE EMBEDDED SYSTEM DESIGN
Abstract—Time-to-market pressure and productivity gap are two factors that encourage the Electronic Design Automation (EDA) industry vendor and researcher of embedded system to enhanche embedded system design method. Current embedded system design approach, Register Transfer Level (RTL), is not s...
Saved in:
| Main Author: | |
|---|---|
| Format: | Dissertations |
| Language: | Indonesia |
| Online Access: | https://digilib.itb.ac.id/gdl/view/16340 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Institut Teknologi Bandung |
| Language: | Indonesia |