HARDWARE TRO JAN DESIGN AND ITS DETECTION TECHNIQUES USING SIDE CHANNEL ANALYSIS ON CRYPTOGRAPHIC HARDWARE AES IMPLEMENTED ON FPGA
Nowaday s, an integrated circuit can have millions or even billio ns of transistors to support its various and complex functi ons which make it more diffi ult and challengin g to desig and manufacture. In the commu nication sy stem, an in tegrated circuit plays an impo rtant role to process and t...
Saved in:
Main Author: | Hanindhito, Bagus |
---|---|
Format: | Theses |
Language: | Indonesia |
Online Access: | https://digilib.itb.ac.id/gdl/view/39691 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Institut Teknologi Bandung |
Language: | Indonesia |
Similar Items
-
Design implementation of an AES-256 hardware accelerator and its side-channel attack (SCA) evaluation
by: Goh, Xing Han
Published: (2022) -
On use of deep learning for side channel evaluation of black box hardware AES engine
by: Won, Yoo-Seung, et al.
Published: (2021) -
Breaking the hardware implementation of AES encryption
by: He, Weiyang
Published: (2021) -
Cryptographic Hardware and Embedded Systems - CHES 2008
Published: (2017) -
Hardware Trojan detection based on the side-channel signal analysis
by: Lee, Liang Yuan
Published: (2014)