FPGA BASED HARDWARE ACCELERATOR DESIGN FOR DEEP CONVOLUTIONAL NEURAL NETWORK

The development of hardware accelerators for deep learning is increasing rapidly with the purpose for flexibility to be applied to various deep learning architectures. Accelerators that are widely marketed today are accelerators with GPU-based architectures where developers encounter quite a l...

Full description

Saved in:
Bibliographic Details
Main Author: Dwi Cahyo, Ardian
Format: Theses
Language:Indonesia
Online Access:https://digilib.itb.ac.id/gdl/view/58018
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Institut Teknologi Bandung
Language: Indonesia