CMOS design of reconfigurable data-panning algorithm based sorter for 8-input, 8-bit digital data using the 0.35um library
The aim of this study is to design a CMOS based data-panning algorithm sorter using Tanner Tools and LTSPICE software. Existing data sorter algorithms have circuit implementations with larger circuit components making the data sorting process more power consuming and had difficulties in hardware des...
Saved in:
Main Author: | Tolentino, Anthony S. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2022
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etdm_ece/21 https://animorepository.dlsu.edu.ph/cgi/viewcontent.cgi?article=1018&context=etdm_ece |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
Implementation of BIST for an 8-bit SAR ADC on a 0.35um CMOS process
by: Co, Cherish Queen G., et al.
Published: (2011) -
Dynamic tuna sorter by weight: An automated tuna fish sorting system
by: Calderon, Alvin M., et al.
Published: (1998) -
Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L., et al.
Published: (2016) -
Automated potato sorter
by: Buhain, Mark Paolo, et al.
Published: (2003) -
Implementation of a 10-bit Current Mode Digital-to-Analog Converteron a 0.35um CMOS Process
by: Anonuevo, Stephanie Anne V., et al.
Published: (2011)