Full-custom design and characterization of a phase locked loop - DLS565 using 0.5um CMOS technology

Full-custom design and characterization of a phase locked loop - DLS565 using 0.5um CMOS technology

The DLS565 is a Phase-locked loop (PLL) Integrated Circuit (IC) design project simulated on all process corner libraries (TT, FF, SS, FS, SF) using 0.5um CMOS technology. The final IC design layout of the PLL without bonding pads covers approximately 0.46mm × 0.5mm. The parameters of the DLS565 were...

Full description

Saved in:
Bibliographic Details
Main Authors: Atendido, Kenneth Martin C., Co, Justin Daniel C., Navarro, Jose Gianmarco B., Garcia, Pamela Candice H., Abad, Alexander C.
Format: text
Published: Animo Repository 2014
Subjects:
Phase-locked loops
Phase detectors
Voltage-controlled oscillators
Metal oxide semiconductors, Complementary
Electrical and Electronics
Online Access:https://animorepository.dlsu.edu.ph/faculty_research/329
https://animorepository.dlsu.edu.ph/context/faculty_research/article/1328/type/native/viewcontent
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: De La Salle University
Description
Summary:The DLS565 is a Phase-locked loop (PLL) Integrated Circuit (IC) design project simulated on all process corner libraries (TT, FF, SS, FS, SF) using 0.5um CMOS technology. The final IC design layout of the PLL without bonding pads covers approximately 0.46mm × 0.5mm. The parameters of the DLS565 were measured and compared to the commercially available LM565C and NE565. It operates with a supply voltage of ±2.5 V with a maximum power dissipation of approximately 22 mW. DLS565 was able to capture frequencies as low as 15Hz and as high as 1.12MHz. © 2014 IEEE.

Similar Items