Design and implementation of a low-voltage four selectable fractional-order differentiator in a 0.35 μm CMOS technology
This study focused on the design and implementation of a four selectable Fractional-Order (0.2, 0.4, 0.6 and 0.8) Differentiator (FOD) in a 0.35 μm CMOS technology operated at 1.5 V supply. In comparison with previous research that use discrete components and generic microcontroller to switch an FOD...
Saved in:
Main Authors: | Abad, Alexander C., Abulencia, Geoffrey L., Yap, Roderick, Gonzalez, Emmanuel A. |
---|---|
Format: | text |
Published: |
Animo Repository
2018
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/faculty_research/2603 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Similar Items
-
Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L., et al.
Published: (2016) -
Design and implementation of a low-voltage selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L.
Published: (2014) -
CMOS design of reconfigurable data-panning algorithm based sorter for 8-input, 8-bit digital data using the 0.35um library
by: Tolentino, Anthony S.
Published: (2022) -
Design and characterization of fully integrated low frequency, low voltage 0.25μm CMOS clock generator circuit
by: Konwat, John Clifford, et al.
Published: (2015) -
Design and implementation of a 1 volt low dropout voltage regulator on a 0.180um CMOS process driving a clock circuit load
by: Lim, Jacqueline Maye S., et al.
Published: (2013)