A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion
This paper presents a new 16-bit analog-to-residue converter (ARC) for a three moduli set {26-1, 26, 26+1} RNS with a dynamic range of 18 bits. Based on dual-slope integrating principle, direct conversion from analog to residue representation is achieved with only three modulo counters after the vol...
Saved in:
Main Authors: | Tang, Howard, Low, Joshua Yung Lih, Low, Jeremy Yung Shern, Siek, Liter, Jong, Ching Chuen, Chang, Chip Hong |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/101457 http://hdl.handle.net/10220/16335 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
A fast and compact circuit for integer square root computation based on Mitchell logarithmic method
由: Low, Joshua Yung Lih, et al.
出版: (2013) -
A new approach to the design of efficient residue generators for arbitrary moduli
由: Low, Jeremy Yung Shern, et al.
出版: (2013) -
VLSI efficient RNS scalers and arbitrary modulus residue generators
由: Low, Jeremy Yung Shern
出版: (2014) -
A novel analog-to-residue conversion scheme based on clock overlapping technique
由: Huang, Qi, et al.
出版: (2013) -
A novel analog-to-residue converter for biomedical DSP application
由: Zhu, Di, et al.
出版: (2013)