A low-power single-phase clock multiband flexible divider
In this paper, a low-power single-phase clock multiband flexible divider for Bluetooth, Zigbee, and IEEE 802.15.4 and 802.11 a/b/g WLAN frequency synthesizers is proposed based on pulse-swallow topology and is implemented using a 0.18-μm CMOS technology. The multiband divider consists of a proposed...
Saved in:
Main Authors: | Manthena, Vamshi Krishna, Do, Manh Anh, Boon, Chirn Chye, Yeo, Kiat Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/101669 http://hdl.handle.net/10220/16540 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler
by: Yeo, Kiat Seng, et al.
Published: (2010) -
A dual-loop clock and data recovery circuit with compact quarter-rate CMOS linear phase detector
by: Tan, Yung Sern, et al.
Published: (2013) -
A low power low phase noise dual-band multiphase VCO
by: Xie, Juan, et al.
Published: (2013) -
Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012) -
Design and optimization of the extended true single-phase clock-based prescaler
by: Yu, Xiao Peng, et al.
Published: (2009)