Design of ultra-low-power 60-GHz direct-conversion receivers in 65-nm CMOS
This paper has explored an ultra-low-power design of two 60-GHz direct-conversion receivers in a 65-nm CMOS process for single-channel and multi-channel applications under the IEEE 802.15.3c standard, respectively. One subthreshold biasing 0.4-V transconductance mixer is designed with a compact quad...
Saved in:
Main Authors: | Cai, Deyun, Shang, Yang, Yu, Hao, Ren, Junyan |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/103285 http://hdl.handle.net/10220/19256 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An 8mW ultra low power 60GHz direct-conversion receiver with 55dB gain and 4.9dB noise figure in 65nm CMOS
by: Shang, Yang, et al.
Published: (2013) -
A 96-GHz oscillator by high- Q differential transmission line loaded with complementary split-ring resonator in 65-nm CMOS
by: Fei, Wei, et al.
Published: (2013) -
A 76 GHz oscillator by high-Q differential transmission line loaded with split ring resonator in 65-nm CMOS
by: Cai, Deyun, et al.
Published: (2013) -
A −78dBm sensitivity super-regenerative receiver at 96 GHz with quench-controlled metamaterial oscillator in 65nm CMOS
by: Shang, Yang, et al.
Published: (2013) -
Design of a low power 60GHz OOK receiver in 65nm CMOS technology
by: Lu, Zhenghao, et al.
Published: (2013)