A novel FPGA implementation of mirror-paradigm RS-based QC-LDPC decoder for NVM channels
The scrutiny of the class of Reed-Solomon (RS) based quasi-cyclic (QC) low-density parity-check (LDPC) codes has inspired the authors to propose a memory efficient mirror-paradigm (MP) RS-based QC-LDPC code by exploiting the geometrical properties from the RS-based QC-LDPC nomenclature. Without any...
Saved in:
Main Authors: | Lim, Melvin Heng Li, Goh, Wang Ling, Qin, Zhiliang |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/103596 http://hdl.handle.net/10220/16899 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes
by: Hosseini, S. M. Ehsan, et al.
Published: (2010) -
FPGA implementation of low density parity-check (LDPC) coded recording channels
by: Seyed Mohammad Ehsan Hosseini
Published: (2010) -
Low-complexity detection and decoding for LDPC-coded data storage channels
by: Shaghaghi, Mahdi
Published: (2010) -
FPGA implementation of MELP decoder
by: Tey, Peng Chiou.
Published: (2008) -
FPGA implementation of turbo decoders with various decoding algorithms
by: Lu, Shanguo.
Published: (2008)