An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS
This brief presents an ultra-low voltage level shifter (LS) with fast and energy-efficient voltage conversion from the deep subthreshold region to the superthreshold region. The proposed LS achieves better performance and increased energy efficiency by addressing the reduced swing and the slow fall...
Saved in:
Main Authors: | Le, Van Loi, Kim, Tony Tae-Hyoung |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/105835 http://hdl.handle.net/10220/48774 http://dx.doi.org/10.1109/TCSII.2018.2820155 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and analysis of RF phase shifter in CMOS
by: Kartasasmita, Hermawan Steven
Published: (2024) -
Design and analysis of passive phase shifters using controllable defected ground structures in 65nm CMOS technology for 77-81 GHz automotive radar
by: Wu, Jiaqi
Published: (2024) -
Total Ionizing Dose (TID) Effects on Finger Transistors in a 65nm CMOS Process
by: Jiang, Jize, et al.
Published: (2016) -
Large bandwidth digital phase shifters with all-pass, high-pass, and low-pass networks
by: Tang, X., et al.
Published: (2014) -
Design of large bandwidth phase shifters using common mode all-pass networks
by: Tang, X., et al.
Published: (2014)