An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS
This brief presents an ultra-low voltage level shifter (LS) with fast and energy-efficient voltage conversion from the deep subthreshold region to the superthreshold region. The proposed LS achieves better performance and increased energy efficiency by addressing the reduced swing and the slow fall...
Saved in:
Main Authors: | Le, Van Loi, Kim, Tony Tae-Hyoung |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2019
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/105835 http://hdl.handle.net/10220/48774 http://dx.doi.org/10.1109/TCSII.2018.2820155 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design and analysis of RF phase shifter in CMOS
由: Kartasasmita, Hermawan Steven
出版: (2024) -
Design and analysis of passive phase shifters using controllable defected ground structures in 65nm CMOS technology for 77-81 GHz automotive radar
由: Wu, Jiaqi
出版: (2024) -
Total Ionizing Dose (TID) Effects on Finger Transistors in a 65nm CMOS Process
由: Jiang, Jize, et al.
出版: (2016) -
Large bandwidth digital phase shifters with all-pass, high-pass, and low-pass networks
由: Tang, X., et al.
出版: (2014) -
Design of large bandwidth phase shifters using common mode all-pass networks
由: Tang, X., et al.
出版: (2014)