An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability

• Main Authors: Chen, Junchao, Chong, Kwen-Siong, Gwee, Bah Hwee, Chang, Joseph Sylvester
• 其他作者: School of Electrical and Electronic Engineering
• 格式: Conference or Workshop Item
• 語言: English
• 出版: 2013
• 主題: DRNTU::Engineering::Electrical and electronic engineering
• 在線閱讀: https://hdl.handle.net/10356/106455; http://hdl.handle.net/10220/17694; http://dx.doi.org/10.1109/ISCAS.2012.6271625
• 機構: Nanyang Technological University

We propose a dynamic voltage scalable SRAM capable of efficient bit-interleaving in column to tolerate multiple-bits soft error when integrated with error correction codes (ECC). First, a 10T SRAM bitcell is proposed. It activates only intended bitcells so that stability problem of half-selected bit...