Design of a constant current relaxation oscillator (voltage controlled) with improved PVT tolerance
Modern mobile technology has added difficult caveats to any circuits built to operate within them. Any such circuit has to be operable across a wide spectrum of environmental conditions, powered by a battery with limited power, low voltage and potential dips as power depletes, as well as be able to...
Saved in:
Main Author: | Tan, Chong Boon |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140008 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A PVT-tolerant relaxation oscillator in 65nm CMOS
by: Cimbili Bharath Kumar
Published: (2017) -
Design of phase locked loop with PVT tolerance
by: Chong, Kok Foong
Published: (2012) -
Design of an ultra-low-voltage CMOS relaxation clock oscillator
by: Zhao, Bingbing
Published: (2023) -
Current-starved voltage controlled oscillator
by: Zhang, Shuwang
Published: (2012) -
Low-voltage crystal-less oscillator
by: Leong, Lester Kuan Yu
Published: (2021)