Low power design for approximate adders
With the continuous development of integrated circuit manufacturing processes, the issue of power consumption becomes prominent, and the importance of low-power design has become increasingly essential. Different kind of power consumption in CMOS circuits and ways to reduce these consumptions will b...
Saved in:
Main Author: | Liu, Ling Li |
---|---|
Other Authors: | Lau K T |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140288 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low power high performance CMOS adder design
by: Wen, Han
Published: (2019) -
Design and analysis of low-power and high-speed Manchester carry-bypass adders
by: Fu, Yunyun
Published: (2019) -
Hardware efficient approximate adder design
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Adder and multiplier design for computing-in-memory architecture based on ReRAM
by: Zheng, Buyun
Published: (2023) -
Low power low voltage adder cells for digital multiplier
by: Zhang, Mingyan
Published: (2008)