Hardware optimized and error reduced approximate adder
This paper presents a new hardware optimized and error reduced approximate adder (HOERAA), which is suitable for field programmable gate array (FPGA)-and application specific integrated circuit (ASIC)-based implementations. In this work, we consider a FPGA-based implementation using Xilinx Vivado 20...
Saved in:
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/142855 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-142855 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1428552020-07-03T08:55:11Z Hardware optimized and error reduced approximate adder Balasubramanian, Padmanabhan Maskell, Douglas Leslie School of Computer Science and Engineering Engineering::Computer science and engineering Approximate Computing Approximate Adder This paper presents a new hardware optimized and error reduced approximate adder (HOERAA), which is suitable for field programmable gate array (FPGA)-and application specific integrated circuit (ASIC)-based implementations. In this work, we consider a FPGA-based implementation using Xilinx Vivado 2018.3, targeting an Artix-7 FPGA. The ASIC-based realizations are based on a 32/28nm complementary metal oxide semiconductor (CMOS) process. Based on FPGA implementations, we note the following: (i) For 32-bit addition involving a 8-bit least significant inaccurate sub-adder, HOERAA requires 22% fewer look-up tables (LUTs) and 18.6% fewer registers while reducing the minimum clock period by 7.1% and reducing the power-delay product (PDP) by 14.7%, compared to the native accurate FPGA adder, and (ii) for 64-bit addition involving a 8-bit least significant inaccurate sub-adder, HOERAA requires 11% fewer LUTs and 9.3% fewer registers while reducing the minimum clock period by 8.3% and reducing the PDP by 9.3%, compared to the native accurate FPGA adder. Based on ASIC-style implementations, HOERAA is found to achieve the following reductions in design metrics compared to an optimum accurate carry-lookahead adder: (i) A 15.7% reduction in critical path delay, a 21.4% reduction in area, and a 35% reduction in PDP for 32-bit addition involving a 8-bit least significant inaccurate sub-adder, and (ii) a 15.3% reduction in critical path delay, a 10.7% reduction in area, and a 20% reduction in PDP for 64-bit addition involving a 8-bit least significant inaccurate sub-adder. Moreover, comparisons with other approximate adders show that HOERAA has a significantly reduced average error, mean average error, and root mean square error, while reporting near optimum design metrics. MOE (Min. of Education, S’pore) Published version 2020-07-03T08:55:11Z 2020-07-03T08:55:11Z 2019 Journal Article Balasubramanian, P., & Maskell, D. L. (2019). Hardware optimized and error reduced approximate adder. Electronics, 8(11), 1212-. doi:10.3390/electronics8111212 2079-9292 https://hdl.handle.net/10356/142855 10.3390/electronics8111212 2-s2.0-85074368765 11 8 en Electronics © 2019 The Authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
country |
Singapore |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Computer science and engineering Approximate Computing Approximate Adder |
spellingShingle |
Engineering::Computer science and engineering Approximate Computing Approximate Adder Balasubramanian, Padmanabhan Maskell, Douglas Leslie Hardware optimized and error reduced approximate adder |
description |
This paper presents a new hardware optimized and error reduced approximate adder (HOERAA), which is suitable for field programmable gate array (FPGA)-and application specific integrated circuit (ASIC)-based implementations. In this work, we consider a FPGA-based implementation using Xilinx Vivado 2018.3, targeting an Artix-7 FPGA. The ASIC-based realizations are based on a 32/28nm complementary metal oxide semiconductor (CMOS) process. Based on FPGA implementations, we note the following: (i) For 32-bit addition involving a 8-bit least significant inaccurate sub-adder, HOERAA requires 22% fewer look-up tables (LUTs) and 18.6% fewer registers while reducing the minimum clock period by 7.1% and reducing the power-delay product (PDP) by 14.7%, compared to the native accurate FPGA adder, and (ii) for 64-bit addition involving a 8-bit least significant inaccurate sub-adder, HOERAA requires 11% fewer LUTs and 9.3% fewer registers while reducing the minimum clock period by 8.3% and reducing the PDP by 9.3%, compared to the native accurate FPGA adder. Based on ASIC-style implementations, HOERAA is found to achieve the following reductions in design metrics compared to an optimum accurate carry-lookahead adder: (i) A 15.7% reduction in critical path delay, a 21.4% reduction in area, and a 35% reduction in PDP for 32-bit addition involving a 8-bit least significant inaccurate sub-adder, and (ii) a 15.3% reduction in critical path delay, a 10.7% reduction in area, and a 20% reduction in PDP for 64-bit addition involving a 8-bit least significant inaccurate sub-adder. Moreover, comparisons with other approximate adders show that HOERAA has a significantly reduced average error, mean average error, and root mean square error, while reporting near optimum design metrics. |
author2 |
School of Computer Science and Engineering |
author_facet |
School of Computer Science and Engineering Balasubramanian, Padmanabhan Maskell, Douglas Leslie |
format |
Article |
author |
Balasubramanian, Padmanabhan Maskell, Douglas Leslie |
author_sort |
Balasubramanian, Padmanabhan |
title |
Hardware optimized and error reduced approximate adder |
title_short |
Hardware optimized and error reduced approximate adder |
title_full |
Hardware optimized and error reduced approximate adder |
title_fullStr |
Hardware optimized and error reduced approximate adder |
title_full_unstemmed |
Hardware optimized and error reduced approximate adder |
title_sort |
hardware optimized and error reduced approximate adder |
publishDate |
2020 |
url |
https://hdl.handle.net/10356/142855 |
_version_ |
1681056542576607232 |