A 3GS/s highly linear energy efficient constant-slope based voltage-to-time converter
This paper presents a high speed highly linear energy-efficient constant-slope based voltage-to-time converter (VTC). By combining sample-and-hold with constant charging process, we achieve precise sampled step and linear charging ramp concurrently without using the extra control clock. Simple calib...
Saved in:
Main Authors: | Chen, Qian, Liang, Yuan, Kim, Bongjin, Boon, Chirn Chye |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/144407 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 0.6 V 4 GS/s - 56.4 dB THD voltage-to-time converter in 28 nm CMOS
by: Chen, Qian, et al.
Published: (2023) -
Design of a constant current relaxation oscillator (voltage controlled) with improved PVT tolerance
by: Tan, Chong Boon
Published: (2020) -
A 20.2–57.1 GHz Inductor-less Divide-by-4 Divider Chain
by: Yi, Xiang, et al.
Published: (2018) -
Digital chess clock
by: Asuncion, Arturo E., et al.
Published: (1987) -
A 6bit 1.2GS/s symmetric successive approximation energy-efficient time-to-digital converter in 40nm CMOS
by: Chen, Qian, et al.
Published: (2020)