A 93.4–104.8-GHz 57-mW fractional- N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology
A fully integrated 93.4-104.8-GHz 57-mW fractional-N cascaded phase-locked loop (PLL) with true in-phase injection-coupled quadrature voltage-controlled oscillator (QVCO) is reported. By cascading the fractional-N PLL and the subsampling PLL, good phase noise, high resolution, and wide acquisition r...
Saved in:
Main Authors: | Yi, Xiang, Liang, Zhipeng, Feng, Guangyin, Meng, Fanyi, Wang, Cheng, Li, Chenyang, Yang, Kaituo, Liu, Bei, Boon, Chirn Chye |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/144845 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
PHASE NOISE FILTERING TECHNIQUES FOR DELTA-SIGMA FREQUENCY SYNTHESIZER
by: TAO JINGCHENG
Published: (2018) -
A high-frequency quad-modulus prescaler for fractional-N frequency synthesizer
by: LAU WEE YEE WENDY
Published: (2010) -
Design of a 800-MHZ PLL in 28NM CMOS technology
by: Tao, Weiran
Published: (2024) -
Design of self-tuning frequency synthesizer
by: WEE TUE FATT, DAVID
Published: (2010) -
Characterization with embedded synchronization for read-write channels
by: Lin, M.Y., et al.
Published: (2014)