Design of low-power high speed error-tolerant adder and its application in digital signal processing
As technology advances, errors/defects in integrated circuits become unavoidable. At the same time, the pursuit of low-power and high-speed circuits is always restricted by the conventional circuit design technology. In this context, several new technologies that regard the accuracy of circuit as a...
Saved in:
Main Author: | Zhang, Weijia |
---|---|
Other Authors: | Yeo Kiat Seng |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/15559 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing
by: Zhu, Ning, et al.
Published: (2010) -
An enhanced low-power high-speed adder for error-tolerant application
by: Zhu, Ning, et al.
Published: (2010) -
Enhanced low-power high-speed probabilistic adders for error-toerant application
by: Zhu, Ning
Published: (2011) -
Low power asynchronous digital signal processor
by: Shi, Yiqiong.
Published: (2013) -
Development of digital signal processing algorithms for power system protection
by: Xia, Yi Bin
Published: (2009)