Design of low-power high speed error-tolerant adder and its application in digital signal processing

As technology advances, errors/defects in integrated circuits become unavoidable. At the same time, the pursuit of low-power and high-speed circuits is always restricted by the conventional circuit design technology. In this context, several new technologies that regard the accuracy of circuit as a...

Full description

Saved in:
Bibliographic Details
Main Author: Zhang, Weijia
Other Authors: Yeo Kiat Seng
Format: Theses and Dissertations
Language:English
Published: 2009
Subjects:
Online Access:https://hdl.handle.net/10356/15559
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
Be the first to leave a comment!
You must be logged in first