Experimental investigation on the performance of ArSMART NoC architecture
The Network on Chip (NoC) architecture is a communication architecture used as a communication subsystem between various Processing Elements (PEs) in a System-on-Chip (SoC) architecture. The NoC architecture provides promising benefits such as high performance, scalability, redundancy, and relative...
Saved in:
Main Author: | Winson, Marvin |
---|---|
Other Authors: | Weichen Liu |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/156567 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
ArSMART : an improved SMART NoC design supporting arbitrary-turn transmission
by: Chen, Hui, et al.
Published: (2022) -
Experimental study of the effect of external disturbances on performance of high density hard disk drives
by: Phong, Kian Zhi.
Published: (2011) -
Profiling the performance of P4080DS
by: Zheng, Zhipeng
Published: (2015) -
High performance hardware security components
by: Wang, Yi
Published: (2008) -
Contention minimization in emerging SMART NoC via direct and indirect routes
by: Chen, Peng, et al.
Published: (2023)