Advancing chip-level communication: a comparative analysis of conventional, smart, and ARSmart network-on-chip architectures
This Final Year Project (FYP) report presents a comprehensive analysis of Software Defined on-Chip Networking within Network-on-Chip (NoC) architectures, specifically focusing on conventional NoC, SMART NoC, and ArSMART NoC designs. It investigates these architectures through simulations to asses...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/175118 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |