Advancing chip-level communication: a comparative analysis of conventional, smart, and ARSmart network-on-chip architectures
This Final Year Project (FYP) report presents a comprehensive analysis of Software Defined on-Chip Networking within Network-on-Chip (NoC) architectures, specifically focusing on conventional NoC, SMART NoC, and ArSMART NoC designs. It investigates these architectures through simulations to asses...
Saved in:
Main Author: | Peh, Elijah Kai En |
---|---|
Other Authors: | Weichen Liu |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/175118 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Experimental investigation on the performance of ArSMART NoC architecture
by: Winson, Marvin
Published: (2022) -
ArSMART : an improved SMART NoC design supporting arbitrary-turn transmission
by: Chen, Hui, et al.
Published: (2022) -
Exploring network-on-chip architectures: performance optimization and experimental analysis
by: Wong, Adelina Ting Wen
Published: (2024) -
Comparative characteristics of on-chip single- and double-level square inductors
by: Yin, W.Y., et al.
Published: (2014) -
Advances in spheroids and organoids on a chip
by: Fang, Guocheng, et al.
Published: (2023)