Design of a low noise low voltage preamplifier

A low noise low voltage preamplifier is designed in this project. Using a 0.18 μm CMOS technology, a two-stage CMOS folded cascode operational amplifier with class AB output buffer is designed utilizing Cadence Custom IC Design Tool. The preamplifier is biased by a constant-transconductance bias cir...

Full description

Saved in:
Bibliographic Details
Main Author: Yeoh, Kuan Seong.
Other Authors: Siek Liter
Format: Final Year Project
Language:English
Published: 2009
Subjects:
Online Access:http://hdl.handle.net/10356/15705
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-15705
record_format dspace
spelling sg-ntu-dr.10356-157052023-07-07T16:18:05Z Design of a low noise low voltage preamplifier Yeoh, Kuan Seong. Siek Liter School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits A low noise low voltage preamplifier is designed in this project. Using a 0.18 μm CMOS technology, a two-stage CMOS folded cascode operational amplifier with class AB output buffer is designed utilizing Cadence Custom IC Design Tool. The preamplifier is biased by a constant-transconductance bias circuit having wide-swing cascode current mirrors, which is to ensure that the preamplifier always work in saturation region. Lead compensation technique is introduced in circuit design in order to produce wider gain bandwidth and achieve stability at unity bandwidth. Ultimately, a preamplifier with high slew rate, high PSRR, high CMRR and low input referred noise level is created. Possessing a high gain of 76.53dB, gain bandwidth of 15.4MHz and phase margin of 75º, the designed preamplifier is proved to be capable in driving a load of 1k resistor in parallel with 1pF capacitor at a supply voltage of 1.8V. Bachelor of Engineering 2009-05-14T02:48:52Z 2009-05-14T02:48:52Z 2009 2009 Final Year Project (FYP) http://hdl.handle.net/10356/15705 en Nanyang Technological University 153 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Yeoh, Kuan Seong.
Design of a low noise low voltage preamplifier
description A low noise low voltage preamplifier is designed in this project. Using a 0.18 μm CMOS technology, a two-stage CMOS folded cascode operational amplifier with class AB output buffer is designed utilizing Cadence Custom IC Design Tool. The preamplifier is biased by a constant-transconductance bias circuit having wide-swing cascode current mirrors, which is to ensure that the preamplifier always work in saturation region. Lead compensation technique is introduced in circuit design in order to produce wider gain bandwidth and achieve stability at unity bandwidth. Ultimately, a preamplifier with high slew rate, high PSRR, high CMRR and low input referred noise level is created. Possessing a high gain of 76.53dB, gain bandwidth of 15.4MHz and phase margin of 75º, the designed preamplifier is proved to be capable in driving a load of 1k resistor in parallel with 1pF capacitor at a supply voltage of 1.8V.
author2 Siek Liter
author_facet Siek Liter
Yeoh, Kuan Seong.
format Final Year Project
author Yeoh, Kuan Seong.
author_sort Yeoh, Kuan Seong.
title Design of a low noise low voltage preamplifier
title_short Design of a low noise low voltage preamplifier
title_full Design of a low noise low voltage preamplifier
title_fullStr Design of a low noise low voltage preamplifier
title_full_unstemmed Design of a low noise low voltage preamplifier
title_sort design of a low noise low voltage preamplifier
publishDate 2009
url http://hdl.handle.net/10356/15705
_version_ 1772826743146545152