Design of a low noise low voltage preamplifier
A low noise low voltage preamplifier is designed in this project. Using a 0.18 μm CMOS technology, a two-stage CMOS folded cascode operational amplifier with class AB output buffer is designed utilizing Cadence Custom IC Design Tool. The preamplifier is biased by a constant-transconductance bias cir...
Saved in:
Main Author: | Yeoh, Kuan Seong. |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/15705 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a low voltage CMOS preamplifier
by: Wang, Bo
Published: (2010) -
High temperature low noise SOI-CMOS preamplifier for wireless telemetry system
by: Chen, Yejin
Published: (2015) -
Design of a low-voltage low-power WiMAX low noise amplifier
by: Zeng, Wei
Published: (2009) -
Design of a low noise multistage voltage reference
by: Rita Munarwi.
Published: (2008) -
Low-voltage low-power compressor design
by: Bi, Ran.
Published: (2009)