Design of a low noise low voltage preamplifier

A low noise low voltage preamplifier is designed in this project. Using a 0.18 μm CMOS technology, a two-stage CMOS folded cascode operational amplifier with class AB output buffer is designed utilizing Cadence Custom IC Design Tool. The preamplifier is biased by a constant-transconductance bias cir...

Full description

Saved in:
Bibliographic Details
Main Author: Yeoh, Kuan Seong.
Other Authors: Siek Liter
Format: Final Year Project
Language:English
Published: 2009
Subjects:
Online Access:http://hdl.handle.net/10356/15705
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English