The effective verification method for analog and digital PLL
With the increasing complexity and integration of SOCs, more and more analog blocks are added to the digital blocks, and the application of digital-analog mixed-signal systems becomes more common. The simulation accuracy and performance parameters of the analog part will be lost. This dissertation c...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Thesis-Master by Coursework |
| 語言: | English |
| 出版: |
Nanyang Technological University
2023
|
| 主題: | |
| 在線閱讀: | https://hdl.handle.net/10356/166544 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| 機構: | Nanyang Technological University |
| 語言: | English |