The effective verification method for analog and digital PLL
With the increasing complexity and integration of SOCs, more and more analog blocks are added to the digital blocks, and the application of digital-analog mixed-signal systems becomes more common. The simulation accuracy and performance parameters of the analog part will be lost. This dissertation c...
Saved in:
Main Author: | Tang, Jinfei |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/166544 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008) -
Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter
by: Song, Yang, et al.
Published: (2013) -
Top-down design verification of subranging pipelined analog-to-digital converter
by: Wang, Jin Ling
Published: (2010) -
A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter
by: Cai, Deyun, et al.
Published: (2012) -
Macromodelling of a PLL system
by: Xue, Xiaoqing.
Published: (2009)