AcceleNetor: FPGA-accelerated neural network implementation for side-channel analysis
Data-intensive machine learning applications require significant computing power, which cannot be efficiently handled by general-purpose microprocessors. Field Programmable Gate Arrays (FPGAs) offer a solution by allowing the creation of application-specific circuits that can accelerate these tasks...
Saved in:
Main Author: | Wang, Di |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/166976 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
FPGA implementation of low-power real-time convolutional neural network inference
by: Gerlinghoff, Daniel
Published: (2020) -
Channel modeling and FPGA implementation for magnetic recording
by: Tan, Jing Jie.
Published: (2009) -
Accelerating the interior point method on a FPGA
by: Koh, Christopher Seng Lee
Published: (2009) -
FPGA implementation of low density parity-check (LDPC) coded recording channels
by: Seyed Mohammad Ehsan Hosseini
Published: (2010) -
Image classification on a spiking neural network accelerator
by: Gao, Wenjia
Published: (2022)