A digital bit-reconfigurable versatile compute-in-memory macro for machine learning acceleration

This brief proposes a digital versatile SRAM-based computing-in-memory (CIM) macro with reconfigurable precision from 1-bit to 16-bit and programmable mathematical functions, including addition and multiplication. The proposed CIM macro supports 116-bit weight-stationary addition (WSA) and operands-...

全面介紹

Saved in:
書目詳細資料
Main Authors: Zhang, Xin, Lu, Yuncheng, Wang, Bo, Kim, Tony Tae-Hyoung
其他作者: School of Electrical and Electronic Engineering
格式: Article
語言:English
出版: 2023
主題:
在線閱讀:https://hdl.handle.net/10356/170326
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!
機構: Nanyang Technological University
語言: English