A digital bit-reconfigurable versatile compute-in-memory macro for machine learning acceleration
This brief proposes a digital versatile SRAM-based computing-in-memory (CIM) macro with reconfigurable precision from 1-bit to 16-bit and programmable mathematical functions, including addition and multiplication. The proposed CIM macro supports 116-bit weight-stationary addition (WSA) and operands-...
Saved in:
Main Authors: | Zhang, Xin, Lu, Yuncheng, Wang, Bo, Kim, Tony Tae-Hyoung |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/170326 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory
by: Chen, Yuzong, et al.
Published: (2022) -
A 65-nm 8T SRAM compute-in-memory macro with column ADCs for processing neural networks
by: Yu, Chengshuo, et al.
Published: (2022) -
A reconfigurable in-memory-computation architecture with in-situ update and shift capability
by: Liu, Yihe, et al.
Published: (2024) -
RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems
by: GE ZHIGUO
Published: (2010) -
Neural network accelerator design using computing in memory
by: Seah, Leon Shin Yang
Published: (2021)