A fault-tolerant design strategy utilizing approximate computing
This paper presents a novel Fault-tolerant design i.e., redundancy strategy based on Approximate Computing, which we call FAC. Conventionally, triple modular redundancy (TMR) has been widely used to guarantee 100% tolerance to any single fault or failure of a processing unit where the processing uni...
Saved in:
Main Authors: | Balasubramanian, Padmanabhan, Maskell, Douglas L. |
---|---|
其他作者: | School of Computer Science and Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2023
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/170489 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
FAC: a fault-tolerant design approach based on approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023) -
Approximate array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2021) -
Hardware efficient approximate adder design
由: Balasubramanian, Padmanabhan, et al.
出版: (2020) -
RESAC: a redundancy strategy involving approximate computing for error-tolerant applications
由: Balasubramanian, Padmanabhan, et al.
出版: (2024) -
Quasi delay insensitive majority voters for triple modular redundancy applications
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)