A fault-tolerant design strategy utilizing approximate computing
This paper presents a novel Fault-tolerant design i.e., redundancy strategy based on Approximate Computing, which we call FAC. Conventionally, triple modular redundancy (TMR) has been widely used to guarantee 100% tolerance to any single fault or failure of a processing unit where the processing uni...
Saved in:
Main Authors: | Balasubramanian, Padmanabhan, Maskell, Douglas L. |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/170489 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
FAC: a fault-tolerant design approach based on approximate computing
by: Balasubramanian, Padmanabhan, et al.
Published: (2023) -
Approximate array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2021) -
Hardware efficient approximate adder design
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
RESAC: a redundancy strategy involving approximate computing for error-tolerant applications
by: Balasubramanian, Padmanabhan, et al.
Published: (2024) -
Quasi delay insensitive majority voters for triple modular redundancy applications
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)