Accelerating sparse matrix operations on FPGAs with on/off-chip memories
Sparse matrix operations on FPGAs have gained much attention. Since sparse matrix operations are memory-bounded, the hardware efficiency depends on hardware-aware data organization and dedicated hardware design. On the one side, sparse matrices are stored in the off-chip DDR and are transferred to t...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Thesis-Doctor of Philosophy |
| 語言: | English |
| 出版: |
Nanyang Technological University
2023
|
| 主題: | |
| 在線閱讀: | https://hdl.handle.net/10356/172513 https://doi.org/10.21979/N9/ATEYFB https://doi.org/10.21979/N9/EXZ0Y3 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| 總結: | Sparse matrix operations on FPGAs have gained much attention. Since sparse matrix operations are memory-bounded, the hardware efficiency depends on hardware-aware data organization and dedicated hardware design. On the one side, sparse matrices are stored in the off-chip DDR and are transferred to the FPGA chip via the off-chip memory bandwidth. To reduce the bandwidth requirement, sparse matrices are stored using compressed formats. However, previous compressed formats do not consider full and efficient utilization of the off-chip memory bandwidth. On the other hand, efficient hardware designs are required to process compressed data. Especially, well-organized on-chip memories can buffer reusable data and mitigate the off-chip memory bandwidth requirement. In this thesis, we mainly target sparse-matrix dense-vector multiplication (SpMV), Sparse-matrix sparse-matrix multiplication (SpMM), and sparse Long short-term memory (SpLSTM). Experimental results on Xilinx ZCU106 and PYNQ-Z1 show considerable performance speedup. |
|---|