Accelerating sparse matrix operations on FPGAs with on/off-chip memories
Sparse matrix operations on FPGAs have gained much attention. Since sparse matrix operations are memory-bounded, the hardware efficiency depends on hardware-aware data organization and dedicated hardware design. On the one side, sparse matrices are stored in the off-chip DDR and are transferred to t...
Saved in:
Main Author: | Li, Shiqing |
---|---|
Other Authors: | Weichen Liu |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/172513 https://doi.org/10.21979/N9/ATEYFB https://doi.org/10.21979/N9/EXZ0Y3 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An efficient gustavson-based sparse matrix-matrix multiplication accelerator on embedded FPGAs
by: Li, Shiqing, et al.
Published: (2023) -
An efficient sparse LSTM accelerator on embedded FPGAs with bandwidth-oriented pruning
by: Li, Shiqing, et al.
Published: (2023) -
Optimized data reuse via reordering for sparse matrix-vector multiplication on FPGAs
by: Li, Shiqing, et al.
Published: (2022) -
Parallelizing Sparse Matrix Solve for SPICE Circuit Simulation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Accelerating gustavson-based SpMM on embedded FPGAs with element-wise parallelism and access pattern-aware caches
by: Li, Shiqing, et al.
Published: (2023)