Exploration and design of SAR/SS ADC for in-memory computation
Compute-in-memory (CIM), as a solution to the von Neumann bottleneck, has gained widespread attention in recent years. In CIM operations, ADCs are typically required to convert analog voltages into digital codes. However, current CIM ADCs often demand substantial silicon area and operational power c...
Saved in:
Main Author: | Liu, Fengge |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/173431 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a differential 8-bit asynchronous SAR ADC for in-memory-computing
by: Li, Jiayi
Published: (2024) -
SAR ADC with redundancy
by: Chen, Xiangchen.
Published: (2012) -
Low power SAR ADC designs for sensing applications
by: Yang, Yongkui
Published: (2017) -
Transposable 9T-SRAM computation-in-memory for on-chip learning with probability-based single-slope SAR hybrid ADC for edge devices
by: Jo, Yong-Jun, et al.
Published: (2023) -
The design of a successive approximation register (SAR) ADC for BMS
by: Huang, Junwei
Published: (2023)