Advancing chip-level communication: a comparative analysis of conventional, smart, and ARSmart network-on-chip architectures
This Final Year Project (FYP) report presents a comprehensive analysis of Software Defined on-Chip Networking within Network-on-Chip (NoC) architectures, specifically focusing on conventional NoC, SMART NoC, and ArSMART NoC designs. It investigates these architectures through simulations to asses...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Final Year Project |
語言: | English |
出版: |
Nanyang Technological University
2024
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/175118 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
成為第一個發表評論!