Energy efficient SoC-based CGRA hardware computation accelerator
Due to the needs of modern societal development, the demand for chips is greatly increasing. With the continuous optimization of manufacturing processes and the continuous improvement of design workflows, the requirements for chips are also continuously increasing. To follow this trend, this paper p...
Saved in:
Main Author: | Zhou, Haidong |
---|---|
Other Authors: | Goh Wang Ling |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/175959 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Rapid memory-aware selection of hardware accelerators in programmable SoC design
by: Prakash, Alok, et al.
Published: (2019) -
Energy efficient hardware accelerators based on memory-centric computing architecture
by: Yu, Chengshuo
Published: (2024) -
Hardware implementation of a power efficient CGRA with single-cycle multi-hop datapaths
by: Su, Lingzhi
Published: (2022) -
PORTABLE AND SCALABLE COMPILATION FOR CGRA ACCELERATORS
by: LI ZHAOYING
Published: (2023) -
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023)