Design of a low phase noise, wide output frequency range charge-pump phase-locked loop
The continuing rapid development of advanced electronic systems, such as that pertaining to next-generation 5G and 6G communications and Artificial Intelligence, demands ever-increasing information transmission speed and data transfer capacity. Within these systems, the Serializer and Deserializer,...
Saved in:
Main Author: | Luo, Ying |
---|---|
Other Authors: | Chang Joseph |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/181790 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Phase-frequency detector, charge-pump and loop filter designs used in phase-locked loop
by: Hla Moe.
Published: (2008) -
Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012) -
Low voltage phase-locked loop
by: Lee, Guan Boon.
Published: (2008) -
Design of a phase locked loop frequency synthesizer
by: Cheok, Giselle Chiau Leng.
Published: (2008) -
In-band phase noise reduction techniques for phase-locked loops in advanced CMOS technologies
by: Liang, Zhipeng
Published: (2018)