A 1-bit 16×16 reconfigurable intelligent surfaces array for C-band

A 1-bit 16×16 reconfigurable intelligent surfaces array for C-band

Reconfigurable Intelligent Surfaces (RIS) are the recent essential technologies to achieve the goal of manipulating electromagnetic waves for transmissions and reflections of signals. Their characteristics make them a promising technique which could improve the performance of mobile communicat...

Saved in:

書目詳細資料
主要作者:	Zhang, Yucheng
其他作者:	Tan Eng Leong
格式:	Thesis-Master by Coursework
語言:	English
出版:	Nanyang Technological University 2025
主題:	Engineering
在線閱讀:	https://hdl.handle.net/10356/182088
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!
機構:	Nanyang Technological University
語言:	English

相似書籍

Reconfigurable ALU for 16-bit DLX based RISC microprocessor core
由: Cardenas, Pernell, et al.
出版: (2008)

16-bit carry select adder
由: Piscasio, Abigail, et al.
出版: (2009)

High speed 16-bit multiplier design
由: Zhou, Jiong.
出版: (2013)

16-bit low power multiplier design
由: Liew Tien Hong
出版: (2016)

16-bit high speed multiplier design
由: Yeo, Melvin Shung Shii
出版: (2014)

Low power 16-bit multiplier design
由: Heng, Zeng An
出版: (2015)

Design a 16-bit Low power multiplier
由: Gu, Bin
出版: (2018)

16-bit low-power CMOS multiplier IC design
由: Zhang, Jingyao
出版: (2021)

Design a 16-bit low power delay multiplier
由: Lun, Yinghui
出版: (2021)

Design of conformal reconfigurable intelligent surfaces
由: Zhou, Deng
出版: (2023)

16-bit low power CMOS multiplier IC design
由: Hu, Hang
出版: (2020)

A high speed 16-bit CMOS multiplier IC design
由: Wen, Zihao
出版: (2022)

16-bit low-power CMOS multiplier IC design
由: Wang, Jun
出版: (2022)

A high speed 16-bit CMOS multiplier IC design
由: Chen, Yin
出版: (2018)

16 bits high speed CMOS multiplier IC design
由: Wut Yee Win Thoung
出版: (2021)

16-bit high speed CMOS multiplier IC design
由: He, Pengfei
出版: (2021)

16-bit low power digital FIR filter IC design
由: Hu, Mengqi
出版: (2023)

A 13-pJ/bit 900-MHz QPSK/16-QAM transmitter with band shaping for biomedical application
由: Liu, X., et al.
出版: (2014)

16-bit high-speed CMOS multiplier IC design
由: Feng, Haotian
出版: (2025)

Design of a transparent reconfigurable intelligent surface with photosensitive silicon
由: Lu, Mingyan
出版: (2023)

An FPGA based 16-bit RISC microprocessor core architecture
由: Cordero, Sherwin G., et al.
出版: (2006)

Beam tracking based on reconfigurable intelligence surface
由: Wang, Ziyue
出版: (2024)

Designing the phase shifts of a reconfigurable intelligent surface for positioning
由: Fan, Ziteng
出版: (2022)

A compressor based 16-bit binary-to-residue converter for low power applications
由: Vasuma, Narayana
出版: (2014)

Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic
由: Ho, Weng-Geng, et al.
出版: (2013)

A new reconfigurable intelligent-surface-assisted LoRa system
由: Zhang, Xiaoyu, et al.
出版: (2022)

Performance and optimization of reconfigurable intelligent surface aided THz communications
由: Du, Hongyang, et al.
出版: (2022)

Reconfigurable intelligent surface for NTU campus LoRa system
由: Ong, Eng Hao
出版: (2022)

Wireless communications through reconfigurable intelligent surfaces
由: Basar, E., et al.
出版: (2021)

A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion
由: Tang, Howard, et al.
出版: (2013)

16-bit high performance low power CMOS multiplier IC design
由: Liu, Xiangyu
出版: (2025)

Design and implementation of reconfigurable intelligent surface control circuits
由: Wang, Haotian
出版: (2025)

Algorithms for reconfiguring NoC-based fault-tolerant multiprocessor arrays
由: Wu, Jigang, et al.
出版: (2020)

16-bit full adder design based on cadence full-custom IC design flow
由: Yan, Aung Win
出版: (2012)

A digital bit-reconfigurable versatile compute-in-memory macro for machine learning acceleration
由: Zhang, Xin, et al.
出版: (2023)

A full-custom IC design flow low power design using 16-bit full adder
由: Lim, Valerie Ying Fang.
出版: (2012)

Ordering of C<inf>60</inf>on one-dimensional template of single-domain Ge(110)-16×2 and Si(110)-16×2 surfaces
由: Yuta Yokoyama, et al.
出版: (2018)

Spectrum-learning-aided reconfigurable intelligent surfaces for 'Green' 6G networks
由: Yang, Bo, et al.
出版: (2022)

A full-custom IC design flow high speed design using 16-bit full adder
由: Teo, Kok Xuan.
出版: (2012)

Design of a 54x54-bit multiplier using radix-16 redundant binary booth encoding
由: Soh, Sing Yu.
出版: (2008)