Wire level encapsulation framework for increasing FPGA design productivity
This thesis explores the performance impact of optimising the components of a Field Programmable Gate Array (FPGA) system down to the lowest level independently from other parts of the system. The motivation for this is that not only is the design and verification effort put in to a component reused...
Saved in:
Main Author: | Oliver, Timothy Francis |
---|---|
Other Authors: | Douglas Leslie Maskell |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/19266 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
SRAM-based NATURE: A dynamically reconfigurable FPGA based on 10T low-power SRAMs
by: Jha, Niraj K., et al.
Published: (2013) -
System-level methods for power and energy efficiency of FPGA-based embedded systems
by: Czapski, PaweŁ Piotr
Published: (2010) -
Efficient polynomial evaluation algorithm and implementation on FPGA
by: Xu, Simin
Published: (2013) -
A FPGA-based ultrasonic voice detection platform for whisper to voice reconstruction
by: Fan, Gaofeng
Published: (2013) -
Web application for logic design
by: Tam, Jean San
Published: (2015)