Power-balanced instruction scheduling for pipelined VLIW architectures
The focus of this thesis is on techniques for minimizing power variation for the duration of the whole program.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Published: |
2008
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/2483 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |