VLSI architecture for hierarchical routing in dynamic route guidance systems
The board aim of this project is to device alternate strategies to improve the efficiency of the route computation process by making extensive use of the knowledge about the road network and exploiting the power of dedicated hardware architectures.
Saved in:
Main Author: | Jagadeesh, George Rosario |
---|---|
Other Authors: | Srikanthan, Thambipillai |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/2634 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
High performance VLSI architecture for dynamic routing in knowledge intensive networks
by: Quek, Kai Hock.
Published: (2008) -
Route computation in large road networks: A hierarchical approach
by: Jagadeesh, G. R., et al.
Published: (2014) -
An AGV scheduling and routing system for high-throughput container handling
by: Yu, Xin Guo.
Published: (2009) -
Scheduling and routing of automated guided vehicles
by: Qiu, Ling.
Published: (2008) -
Scheduling and routing of automated guided vehicles
by: Qin, Fei Tao
Published: (2008)