An LDO with high drive and fast response
In this project two linear regulators based on a new topology is designed. This topology allows a linear regulator to have a fast settling time and Power-Supply Ripple Rejection (PSRR) of 40dB up to 1MHz while consuming current less than 26μA. The two regulators, High Dropout Regulator (HDO) and Lo...
Saved in:
主要作者: | Kwantono, Hendra. |
---|---|
其他作者: | Chan Pak Kwong |
格式: | Final Year Project |
語言: | English |
出版: |
2010
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/40846 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Design of capacitorless LDO with compensation circuits
由: Xiong, Yuanting.
出版: (2009) -
Low voltage low power output programmable OCL-LDO with embedded voltage reference
由: Nardi, Utomo, et al.
出版: (2021) -
Design of a linear low drop out (LDO) voltage regulator
由: Lawrence, Jennifer.
出版: (2010) -
An ultra-fast 65nm capacitorless LDO regulator dedicated for sensory detection using a direct feedback dual self-reacting loop technique
由: Kok, Chiang-Liang, et al.
出版: (2013) -
ALL MOS low-power low-voltage LDO with an embedded voltage reference
由: Chandra, Bernardus Edwin
出版: (2018)