An LDO with high drive and fast response
In this project two linear regulators based on a new topology is designed. This topology allows a linear regulator to have a fast settling time and Power-Supply Ripple Rejection (PSRR) of 40dB up to 1MHz while consuming current less than 26μA. The two regulators, High Dropout Regulator (HDO) and Lo...
Saved in:
Main Author: | Kwantono, Hendra. |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Final Year Project |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/40846 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of capacitorless LDO with compensation circuits
by: Xiong, Yuanting.
Published: (2009) -
Low voltage low power output programmable OCL-LDO with embedded voltage reference
by: Nardi, Utomo, et al.
Published: (2021) -
Design of a linear low drop out (LDO) voltage regulator
by: Lawrence, Jennifer.
Published: (2010) -
An ultra-fast 65nm capacitorless LDO regulator dedicated for sensory detection using a direct feedback dual self-reacting loop technique
by: Kok, Chiang-Liang, et al.
Published: (2013) -
ALL MOS low-power low-voltage LDO with an embedded voltage reference
by: Chandra, Bernardus Edwin
Published: (2018)