Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems

The objective of this project is to search for a new algorithm to solve the module allocation and interconnection problems. Current algorithms and techniques were studied and a new technique was developed and implemented.

Saved in:

Bibliographic Details
Main Author:	Goo, Chong Kiat.
Other Authors:	Jong, Ching Chuen
Format:	Theses and Dissertations
Published:	2008
Subjects:	DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems
Online Access:	http://hdl.handle.net/10356/4307
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	Nanyang Technological University

id	sg-ntu-dr.10356-4307
record_format	dspace
spelling	sg-ntu-dr.10356-43072023-07-04T15:58:36Z Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems Goo, Chong Kiat. Jong, Ching Chuen School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems The objective of this project is to search for a new algorithm to solve the module allocation and interconnection problems. Current algorithms and techniques were studied and a new technique was developed and implemented. Master of Science (Consumer Electronics) 2008-09-17T09:49:00Z 2008-09-17T09:49:00Z 2002 2002 Thesis http://hdl.handle.net/10356/4307 Nanyang Technological University application/pdf
institution	Nanyang Technological University
building	NTU Library
continent	Asia
country	Singapore Singapore
content_provider	NTU Library
collection	DR-NTU
topic	DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems
spellingShingle	DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems Goo, Chong Kiat. Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems
description	The objective of this project is to search for a new algorithm to solve the module allocation and interconnection problems. Current algorithms and techniques were studied and a new technique was developed and implemented.
author2	Jong, Ching Chuen
author_facet	Jong, Ching Chuen Goo, Chong Kiat.
format	Theses and Dissertations
author	Goo, Chong Kiat.
author_sort	Goo, Chong Kiat.
title	Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems
title_short	Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems
title_full	Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems
title_fullStr	Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems
title_full_unstemmed	Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems
title_sort	development of a software program for module allocation and interconnection optimisation in high-level synthesis of vlsi systems
publishDate	2008
url	http://hdl.handle.net/10356/4307
_version_	1772828105756377088

Development of a software program for module allocation and interconnection optimisation in high-level synthesis of VLSI systems

Similar Items