Design of a low voltage CMOS OPAMP with high PSRR
85 p.
Saved in:
Main Author: | Koay, Bee Seng. |
---|---|
Other Authors: | Siek Liter |
Format: | Theses and Dissertations |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/46894 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design of a low noise CMOS Op-Amp with high PSRR
by: The, Yen Ju.
Published: (2008) -
Frequency compensation in an input folded-cascode output buffered opamp with high PSRR
by: Angtoni, Erik
Published: (2019) -
Design of a low voltage CMOS preamplifier
by: Wang, Bo
Published: (2010) -
Design of the low-voltage CMOS analog multiplier
by: Sun, Guoliang.
Published: (2008) -
Design of a low-voltage CMOS analogue multiplier
by: Leow, Hee Boon.
Published: (2008)