16-bit full adder design based on cadence full-custom IC design flow
This report represents the implementation of full custom IC design for 16-bit Full Adder. Full Adder circuits are basic block circuits, used not only in the arithmetic logic unit(s), but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar. Tho...
Saved in:
Main Author: | Yan, Aung Win |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49433 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A full-custom IC design flow high speed design using 16-bit full adder
by: Teo, Kok Xuan.
Published: (2012) -
A full-custom IC design flow low power design using 16-bit full adder
by: Lim, Valerie Ying Fang.
Published: (2012) -
A full-custom IC design flow
by: Sia, Jason.
Published: (2013) -
16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021) -
A monotonic asynchronous full adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2023)