Investigation on the power consumption of ripple-carry adders

Investigation on the power consumption of ripple-carry adders

Power consumption is a major factor in interpreted circuit. For digital circuits, power estimation is very important for multiple constant multiplier blocks. Current existed methods for power estimation such as Glitch Path Count and Glitch Path Score. These methods focus only on dynamic power only b...

Saved in:

書目詳細資料
主要作者:	Ong, Zaiquan.
其他作者:	Yu Yajun
格式:	Final Year Project
語言:	English
出版:	2012
主題:	DRNTU::Engineering::Electrical and electronic engineering::Power electronics
在線閱讀:	http://hdl.handle.net/10356/49698
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!
機構:	Nanyang Technological University
語言:	English

相似書籍

Design and analysis of low-power and high-speed Manchester carry-bypass adders
由: Fu, Yunyun
出版: (2019)

Analysis and design of micropower asynchronous adders
由: Chong, Kwen Siong.
出版: (2008)

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
由: Balasubramanian, Parvathavarthini, et al.
出版: (2018)

High-speed and energy-efficient carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Factorized carry lookahead adders
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Photovoltaic-battery hybrid power supply applied with advanced-time-sharing switching technique and discrete ripple correlation control
由: Xian, Liang, et al.
出版: (2015)

Low power design for approximate adders
由: Liu, Ling Li
出版: (2020)

High-speed and energy-efficient asynchronous carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Ultra low-power full-adder for biomedical applications
由: Chew, Eng Sue, et al.
出版: (2010)

Low power low voltage adder cells for digital multiplier
由: Zhang, Mingyan
出版: (2008)

Design and evaluation of high-level estimation and optimization techniques for power consumption
由: Lee, Sheanwei.
出版: (2009)

Data-driven dynamic logic for low power adders and multipliers
由: Mahendiran Navasakthi
出版: (2018)

An enhanced low-power high-speed adder for error-tolerant application
由: Zhu, Ning, et al.
出版: (2010)

Enhanced low-power high-speed probabilistic adders for error-toerant application
由: Zhu, Ning
出版: (2011)

Investigation and development of high power inductors for power electronic applications
由: Ang, Shau Loon
出版: (2014)

16-bit carry select adder
由: Piscasio, Abigail, et al.
出版: (2009)

Low power high performance CMOS adder design
由: Wen, Han
出版: (2019)

Low power 32-bit full adders in 65nm CMOS technology
由: Kumar, Praveen.
出版: (2014)

Performance analysis and comparison of low power dynamic and differential CMOS logic adder circuits
由: Prasanna Dhayalan
出版: (2015)

Ultra-low power 8-bit CMOS adder design based on approximate arithmetic
由: Hu, Zhengyu
出版: (2019)

Investigation of design techniques to reduce glitches for low power
由: Foo, Chee Yin.
出版: (2008)

High speed multiple output adders
由: Wei, Lai
出版: (2014)

Investigation of power converters for AC and DC power collection in wind turbine systems
由: Khan, Md Shafquat Ullah
出版: (2020)

Design of ultra low power 1-bit full adder cell for logic devices
由: Kumar, Abhishek
出版: (2019)

Investigation of power factor correction on single phase AC/DC converters
由: Nay, Chi Min Lwin
出版: (2009)

Investigation on the different concentrating solar power (CSP) systems
由: Habeeb Mohamed Jamal Mohamed
出版: (2012)

A power-delay efficient hybrid carry-lookahead/carry-select based redundant binary to two’s complement converter
由: He, Yajuan, et al.
出版: (2010)

Effect of capacitor voltage ripples on submodule active power control limits of cascaded multilevel converters
由: Liang, Gaowen, et al.
出版: (2021)

Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
由: Balasubramanian, Padmanabhan, et al.
出版: (2018)

A full-custom IC design flow low power design using 16-bit full adder
由: Lim, Valerie Ying Fang.
出版: (2012)

Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing
由: Zhu, Ning, et al.
出版: (2010)

Development of a test bed to investigate conducted and radiated emissions from power line communication networks
由: Chin, Yew Sheng.
出版: (2010)

Modulo adders, multipliers and shared-moduli architectures for moduli of type
由: Shibu, Menon
出版: (2008)

Solar power optimizer
由: Ong, Wei Lun.
出版: (2011)

Investigation of power and transportation networks for future connection of electric vehicles (EV)
由: Soh, Desmond Junhao
出版: (2015)

Design of low-power high speed error-tolerant adder and its application in digital signal processing
由: Zhang, Weijia
出版: (2009)

Wireless power transfer systems
由: Ong, Andrew Chuan En
出版: (2018)

Implementation of floating point adder and multiplier based on residue number system
由: Lim, Hue Hsean.
出版: (2012)

A monotonic asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Design of energy consumption forecast and visualization for university campus
由: Lim, Jun Da
出版: (2017)