Investigation on the power consumption of ripple-carry adders
Power consumption is a major factor in interpreted circuit. For digital circuits, power estimation is very important for multiple constant multiplier blocks. Current existed methods for power estimation such as Glitch Path Count and Glitch Path Score. These methods focus only on dynamic power only b...
Saved in:
Main Author: | Ong, Zaiquan. |
---|---|
Other Authors: | Yu Yajun |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49698 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and analysis of low-power and high-speed Manchester carry-bypass adders
by: Fu, Yunyun
Published: (2019) -
Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
by: Balasubramanian, Parvathavarthini, et al.
Published: (2018) -
Analysis and design of micropower asynchronous adders
by: Chong, Kwen Siong.
Published: (2008) -
Factorized carry lookahead adders
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
High-speed and energy-efficient carry look-ahead adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2022)